

**Amendments to the Claims:**

Claims 1, 3, 6, 9, 10, 11, 18, 19 and 22 have been amended herein. Claim 21 has been canceled. Please note that all claims currently pending and under consideration in the referenced application are shown below. Please enter these claims as amended. This listing of claims will replace all prior versions and listings of claims in the application.

**Listing of Claims:**

- Sub B*
1. (currently amended) A video conferencing circuit for use with a plurality of video input devices and a video output device, said video conferencing circuit comprising:  
video input means configured to select an for providing input video signal signals from one of a plurality of video signal generating devices;  
a remote interface circuit;  
a video output device; and  
an application specific integrated circuit (ASIC) connected to said video input means, to said video output device and to said remote interface circuit, said ASIC having:  
a video-in circuit connected to said video input means to receive said a video input video signal from one of said plurality of video signal generating devices,  
a memory circuit connected to said video-in circuit to receive said video input video signal, said memory circuit being configured to retain and transmit said video input video signal as stored data,  
data compression means connected to said memory circuit to receive said stored data and to compress said stored data through an encoding process to form outgoing compressed data,  
video processing means connected to receive said outgoing compressed data and connected to said remote interface circuit to transmit said outgoing compressed data and to receive incoming compressed data from a remote station, said video processing means also being connected to said video-in

circuit, said memory circuit, said video decompression means, said video receiving means, and to said video image out means to control the flow of video signals thereinbetween,

video decompression means connected to said video processing means to receive said incoming compressed data and configured to decompress and to transmit said incoming compressed data to said memory circuit, said memory circuit being configured to convert said incoming compressed data to incoming stored data, and

video image out means connected to receive incoming stored data from said memory circuit and to transmit said incoming stored data as a video image signal to a video display device.

2. (original) The video conferencing circuit of claim 1 wherein said remote interface circuit includes a modem.

3. (currently amended) The video conferencing circuit of claim 1 wherein said memory circuit includes a memory structure and a memory control circuit to convert said video input video signal signals to stored data and to convert said incoming compressed data to incoming stored data.

4. (original) The video conferencing circuit of claim 3 wherein said memory structure is a DRAM configured to receive and store said stored data and said incoming stored data.

5. (original) The video conferencing circuit of claim 1 wherein said video input means includes a video decoder circuit to receive selected video signals and convert said selected video signals to an input video signal.

6. (currently amended) The video conferencing circuit of claim 5 wherein said

video-in circuit includes an input configuration circuit connected to receive a plurality of video input signals, a control register connected to said video processing means to receive control signals therefrom and to said input configuration circuit to supply input control signals to cause said input configuration circuit to operate to supply one of said plurality of video input signals as said video input video signal to said memory circuit.

7. (original) The video conferencing circuit of claim 6 wherein said output of said input configuration circuit is supplied to a decimation circuit which operates to reduce the density of the said output signal and is connected to a buffer to store and transmit an output which is a video

8. (original) The video conferencing circuit of claim 1 further including a data bus interconnected between said video-in circuit, said memory circuit, said encoding circuit, said decoding circuit and said video out circuit for transmitting control signals therebetween, and wherein said video processing means includes a bus control circuit connected to said data bus to supply said control signals thereto.

9. (currently amended) The video conferencing circuit of claim 8 wherein said bus control circuit includes a backbone bone interface circuit connected to said data bus, said backbone bone interface circuit being configured to generate and to supply said control signals to said data bus.

10. (currently amended) The video conferencing circuit of claim 9 wherein said video processing means includes a data processor connected to said remote interface circuit, a processor interface connected to said data processor to supply data thereto and a arbitration and control circuit connected to said processor interface and to said backbone bone interface circuit and configured to select and activate one of the backbone bone interface circuit and the processor interface, and a host interface circuit connected to said arbitration and control circuit, said host interface circuit being configured to supply to and receive data from the processor interface and

the backbone bone interface circuit, said arbitration and control circuit also being connected to e supply and receive video signals to and from an external device for obtaining and displaying video images.

11. (currently amended) A video conferencing circuit for use with a plurality of video output devices and a video input device, said video conferencing circuit comprising:

video output means configured to select one of a plurality of video output devices to receive an output video signal for providing output video signals to one of a plurality of video output devices;

a remote interface circuit;

a video input device; and

an application specific integrated circuit (ASIC) connected to said video input device, to said

video output means and to said remote interface circuit, said ASIC having:

a video-in circuit connected to said video input device to receive a video input signal from said video input device,

a memory circuit connected to said video-in circuit to receive said video input signal, said memory circuit being configured to retain and transmit said video input signal as stored data,

data compression means connected to said memory circuit to receive said stored data and to compress said stored data through an encoding process to form outgoing compressed data,

video processing means connected to receive said outgoing compressed data and connected to said remote interface circuit to transmit said outgoing compressed data and to receive incoming compressed data from a remote station, said video processing means also being connected to said video-in circuit, said memory circuit, said video decompression means, said video receiving means, and to said video image out means to control the flow of video signals thereinbetween,

video decompression means connected to said video processing means to receive

said incoming compressed data and configured to decompress and to transmit said incoming compressed data to said memory circuit, said memory circuit being configured to convert said incoming compressed data to incoming stored data, and

video image out circuit connected to receive incoming stored data from said memory circuit and to transmit said incoming stored data as a video image signal to said one of said plurality of video output devices of said video output means.

12. (original) The video conferencing circuit of claim 11 wherein said remote interface circuit includes a modem.

13. (original) The video conferencing circuit of claim 11 wherein said memory circuit includes a memory structure and a memory control circuit to convert video input signals to stored data and to convert said incoming compressed data to incoming stored data.

14. (original) The video conferencing circuit of claim 13 wherein said memory structure is a DRAM configured to receive and store said stored data and said incoming stored data.

15. (original) The video conferencing circuit of claim 11 wherein said video-in circuit includes an input configuration circuit connected to receive said video input signal, a control register connected to said video processing means to receive control signals therefrom and to said input configuration circuit to supply input control signals to cause said input configuration circuit to operate to supply said video input signal to said memory circuit.

16. (original) The video conferencing circuit of claim 15 wherein said output of said input configuration circuit is supplied to a decimation circuit which operates to reduce the density of the said output signal and is connected to a buffer to store and transmit an output

which is a video

17. (original) The video conferencing circuit of claim 11 further including a data bus interconnected between said video-in circuit, said memory circuit, said encoding circuit, said decoding circuit and said video out circuit for transmitting control signals therebetween, and wherein said video processing means includes a bus control circuit connected to said data bus to supply said control signals thereto.

18. (currently amended) The video conferencing circuit of claim 17 wherein said bus control circuit includes a backbone bone interface circuit connected to said data bus, said backbone bone interface circuit being configured to generate and to supply said control signals to said data bus.  
*(AI)*

19. (currently amended) The video conferencing circuit of claim 18 wherein said video processing means includes a data processor connected to said remote interface circuit, a processor interface connected to said data processor to supply data thereto and a arbitration and control circuit connected to said processor interface and to said backbone bone interface circuit and configured to select and activate one of the backbone bone interface circuit and the processor interface, and a host interface circuit connected to said arbitration and control circuit, said host interface circuit being configured to supply to and receive data from the processor interface and the backbone bone interface circuit, said arbitration and control circuit also being connected to e

20. (original) The video conferencing circuit of claim 11 wherein said video image out circuit includes:

a memory control sequencer connected to said memory circuit, said memory control sequencer being configured generate and send to the memory circuit instructions to cause the memory circuit to supply said memory control sequencer with said incoming stored data and said memory control sequencer being configured to supply said incoming stored data as an output,

a line buffer connected to receive said incoming stored data from said memory control sequencer,  
said line buffer being configured to store a video line of said incoming stored data  
as first video out signal and another video line of said stored video data as a  
second video out signal,

an interpolator circuit connected to said line buffer to receive said first video out signal and said  
second video out signal and to generate an interpolated video signal,

a buffer connected to said interpolator circuit to receive said interpolated video signal therefrom,  
a control register connected to said data bus to receive control signals from said video processing  
control and to said buffer to supply signals to cause said buffer to supply said  
interpolated video signal, and

an encoder connected to said buffer to receive said interpolated video signal therefrom and to  
said control register to receive signals to cause said interpolated video signal to be  
supplied as the video image signal to one of said plurality of video output devices  
of said video output means.

21. (canceled)

22. (currently amended) A video conferencing circuit for use with a plurality of video input devices and a plurality of video output devices, said video conferencing circuit comprising:  
video input means configured to select for providing an input video signal from one of a plurality of video signal generating devices;  
a remote interface circuit;  
video output means configured to select one of a plurality of video output devices to receive an output video signal for providing output video signals to one of a plurality of video output devices; and  
an application specific integrated circuit (ASIC) connected to said video input means, to said video output device and to said remote interface circuit, said ASIC having means programmable  
to receive said input video signal in a separate video signal format formats each from one of a plurality of separate video input devices,  
to store the received data in as stored data,  
to compress said stored data through an encoding process to create outgoing compressed data,  
to output the outgoing compressed data through said remote interface circuit to a remote station,  
to receive incoming compressed data from a remote station via said remote interface circuit,  
to decompress the incoming compressed data through a decoding process,  
to store the decompressed data, and  
to output the decompressed data through said video output means for display by one of said plurality of video output devices.

23. (original) The video conferencing circuit of claim 22 wherein said remote interface circuit includes a modem.

24. (original) The video conferencing circuit of claim 23 wherein said video input means includes a video decoder circuit to receive selected video signals and convert them to an input video signal.

---

---